





1/25/33




①





Pin 1-9 not connected on the 4876 chip

Pin 1-9 not connected on the 4876 chip



Cross 3-pin for 20-amp 4876


1 OR MAN

LCP




Issue 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100

(51)







51



LAS Decode PLAs




Selects for #5, MAP2 PLA




GROM Protect Logic

(8)






VDP Protect




Speech, Sound Gen






Speed Signal Clock




16R4


DIMAC state counter, memory load stage




W. Appel



Mapper









WIPPER

LAS/PAS MUX

11584


(17)






MAPP2R

DMA Address Drivers




*Handwritten signature*

Status Sense, Phi Key




A. LOPER

DMA READ MUX





*Ulf*

"P" Signal Gen #2




MAPPER


TTC "P" Signals










DRAM







DRAM




DRAM










PAS R.O.L.


31



ALC


XMIT DR, Key Decoder






HLC

*BAU, HSK Sync, READ state counter logic*




WRITE State Counter



ALC

ALC READ REG







ALC



Status by Sense w/ RESET

56




ALC


ALC Data Bus, HSK, BAU



Control Log. Nicht HSK Sertised Logie




ALL






PPS Decode







CRU DECODES

(...)





COMMAND MODULE RESET



I/O CONN